Exploration and optimization of heterogeneous interconnect fabric of 3D tree-based FPGA
Pangracious, Vinod, Marrakchi, Zied, Beltaief, Nizar, Mehrez, Habib and Farooq, Umer (2014) Exploration and optimization of heterogeneous interconnect fabric of 3D tree-based FPGA. In: 2014 9th IEEE International Conference on Design & Technology of Integrated Systems in Nanoscale Era (DTIS), 06-08 May 2014, Santorini, Greece.
| Item Type: | Conference or Workshop Item (Paper) | 
|---|
      
      
      
        Full text not available from this repository.
        
      
  
      
      
    
  More Information
| Uncontrolled Keywords: Three-dimensional displays Field programmable gate arrays Through-silicon vias Delays Adders Optimization Integrated circuit interconnections | 
| Related URLs: | 
| Depositing User: Umer Farooq | 
Identifiers
| Item ID: 16369 | 
| URI: http://sure.sunderland.ac.uk/id/eprint/16369 | Official URL: https://ieeexplore.ieee.org/abstract/document/6850... | 
Users with ORCIDS
Catalogue record
| Date Deposited: 29 Aug 2023 14:15 | 
| Last Modified: 04 Jun 2025 15:17 | 
| Author: | Umer Farooq   | 
| Author: | Vinod Pangracious | 
| Author: | Zied Marrakchi | 
| Author: | Nizar Beltaief | 
| Author: | Habib Mehrez | 
University Divisions
Faculty of Business and Technology > School of Computer Science and EngineeringSubjects
Engineering > Electrical EngineeringActions (login required)
    |  | View Item (Repository Staff Only) |