Sunderland Repository records the research produced by the University of Sunderland including practice-based research and theses.
Up a level |
Farooq, Umer, Chotin-Avot, Roselyne, Azeem, Moazam, Ravoson, Maminionja and Mehrez, Habib (2017) Novel architectural space exploration environment for multi-FPGA based prototyping systems. Microprocessors and Microsystems, 56. pp. 169-183. ISSN 0141-9331
Azeem, Muhammad Moazam, Chotin-Avot, Roselyne, Farooq, Umer, Ravoson, Maminionja and Mehrez, Habib (2016) Multiple FPGAs based prototyping and debugging with complete design flow. In: 2016 11th International Design & Test Symposium (IDT), 3-7 Apr 2017, Delft, The Netherlands.
Farooq, Umer, Chotin-Avot, Roselyne, Azeem, Moazam, Cherif, Zouha, Ravoson, Maminionja, Khan, Saqib and Mehrez, Habib (2016) Using timing-driven inter-FPGA routing for multi-FPGA prototyping exploration. In: 2016 Euromicro Conference on Digital System Design (DSD), 31 Aug-02 Sep 2016, St. Raphael Hotel, Limassol, Cyprus.
Farooq, Umer, Chotin-Avot, Roselyne, Azeem, Moazam, Ravoson, Maminionja, Turki, Mariem and Mehrez, Habib (2016) Inter-FPGA routing environment for performance exploration of multi-FPGA systems. In: 27th International Symposium on Rapid System Prototyping: Shortening the Path from Specification to Prototype, 06-07 Oct 2016, Pittsburg Marriott City Center, USA.